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The number of electronic applications using fuzzy logic-based solutions has increased consider-
ably in the last few years. Concurrently, new CAD tools that explore diﬀerent implementation tech-
nologies for this type of systems have been developed. In this paper we illustrate a fuzzy logic system
design strategy based on a high level description. Employing this high level description, the knowl-
edge base is translated to a format in appearance close to the natural language with the particularity
that it uses a hardware description language (VHDL) directly synthesizable on an FPGA circuit. In
addition, we analyze diﬀerent approaches for FPGA implementations of fuzzy systems in order to
characterize them in terms of area and speed. Among them, the use of speciﬁc processing architec-
tures implemented on FPGAs presents as main advantages a good ‘‘cost-performance’’ ratio and an
acceptably short development time. The diﬀerent synthesis facilities provided by the Xfuzzy design
environment for the implementation of programmable fuzzy systems, which take advantage of the
available resources in the current FPGA families, are also analyzed in this paper.
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Natural language uncertainty and the approximate reasoning mechanism of the human
brain can be modeled through the use of fuzzy logic. The knowledge base of a fuzzy system
is described by a set of rules as in an expert system. However, the rule computation is per-
formed numerically as in a neural network. This double view (symbolic description and
analytic processing) means that fuzzy logic is useful for modeling those systems in which
it is diﬃcult to achieve a mathematical behavior [1].
The number of applications using fuzzy logic techniques to solve control and decision-
making problems has increased considerably in the last years [2]. As a consequence,
multiple solutions for the implementation of fuzzy algorithms resorting to either standard
processor or speciﬁc hardware approaches have been proposed and reported. The applica-
bility of these solutions depends on both the problem complexity (expressed as the number
of input and output variables, and rules) and the temporal restrictions (which establish the
required inference speed). Standard microcontroller solutions provide ﬂexibility to deﬁne
the knowledge base, to select the fuzzy operators, and to choose the inference algorithms.
However, they become inadequate for problems demanding high inference speeds, small
sizes, and low power consumptions. In this case speciﬁc hardware solutions must be
adopted [3,4]. Example of such applications are those related to portable embedded sys-
tems or applications with strong real-time requirements.
The two main factors that limit the realization of an electronic system are its complexity
and its development time. The use of computer aided design environments including syn-
thesis tools eases the design process and reduces the time-to-market of the ﬁnal product.
The use of speciﬁc processing architectures implemented on FPGAs provides an excellent
relation ‘‘cost-performance’’ and an extremely short development cycle [5].
Concerning the design ﬂow of a fuzzy system, two diﬀerent levels may be considered.
The algorithmic level speciﬁes the functional behavior of the system. The objective within
this level is to deﬁne the shape of the membership functions, the implication mechanism,
the rulebase, and the defuzziﬁcation strategy that better achieve the proposed system task.
At the circuit level, the designer has to select an eﬃcient system architecture, design the
required building blocks, and verify the temporal behavior of the system. Thus, a design
methodology for fuzzy system has to cover the diﬀerent design stages, from system spec-
iﬁcation up to the implementation and testing of the circuit. To accomplish this task some
authors have proposed the use of VHDL as a language to describe and model the system
at high level [6,7] and the employment of speciﬁc architectures of fuzzy processor [8,9].
The design methodology used in this paper is based on the fuzzy system development
environment Xfuzzy [10,11]. The tools included in this environment share a fuzzy system
description language (XFL3 [12]) for the rule base and structure speciﬁcation. Xfuzzy in-
cludes tools that make the description of fuzzy system easier. There are also simulation
tools and learning tools for adjusting the system parameters. The realization of the system
can be achieved by using the synthesis tools, both software (C, C++ and Java) or hard-
ware synthesis.
The aim of this paper is to depict a fuzzy logic modeling style based on two strategies:
behavioral modeling using VHDL, and structural VHDL based on a speciﬁc architec-
ture of fuzzy processor [13]. We will also show a fuzzy logic design ﬂow for FPGA imple-
mentations which relies on the combined use of speciﬁc tools for the development of fuzzy
logic based systems [14], and generic simulation and synthesis tools for VLSI design.
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order to take advantage of the resources of the devices available in the market at the
moment.
2. VHDL system modelling
In this section a method for the description of fuzzy system is proposed based on the
description of the structure of the fuzzy system in an easy way (linguistic variables, rule
base, fuzzy operators). The premise implies that the fuzzy system description must be syn-
thesizable because we are interested in hardware realizations. Thus VHDL will be used as
the working platform for the systems. But VHDL language imposes some limitations,
compared with the ﬂexibility and expressiveness of other fuzzy logic oriented languages
(such as XFL3 [12]). On the other hand, it is necessary to adapt the characteristics of
the system (types of membership functions, inference algorithms, defuzziﬁcation mecha-
nisms) to its hardware implementation.
To achieve a behavioral modeling, a VHDL description style will be used in which the
system structure description (fuzzy sets, rule base) and the operator description (connec-
tives, fuzzy operations) are deﬁned separately. This makes it possible to describe indepen-
dently both the fuzzy system structure and the processing algorithm. The description
format makes it possible the use of linguistic hedges in order to compact the rules deﬁning
the system behavior.
2.1. Rulebase
Fig. 1 shows an example of the VHDL architecture body of a fuzzy system. It contains
a rule base structure with nine rules. Each rule can be divided into two components: the
antecedent of the rule and the consequent. The antecedent is an expression of the input
variables related to their linguistic values. The consequent sets the linguistic value of the
rule output.Fig. 1. VHDL description of the rulebase.
Fig. 2. Rulebase using linguistic hedges.
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if x is low and y is low then z is half ð1Þ
where x, y, z are the input and output variables, low and half are linguistic labels.
The processing mechanisms of the fuzzy operation is (=), connective and, inference then
(rule( , )) are not deﬁned in the VHDL description. Only the structure of the rulebase is de-
ﬁned. Such a description is a high level description because it does not assume any speciﬁc
implementation criteria. It only describes the knowledge base in terms of a behavioral rule
base.
Fig. 2 shows an example of a rulebase in which rules are grouped using the connective
or and the linguistic hedges greater than (>) and less than (<). Using these kinds of oper-
ators we can reduce the rulebase. The equivalent rulebase of Fig. 1 will thus contain only
three rules instead of nine.2.2. Membership functions
Linguistic labels represent a range of values within the universe of discourse of input
and output variables. These labels can be described by functions in order to compute
the membership degree of a certain input value. Membership functions associated to a lin-
guistic label can be triangular or trapezoidal. Fig. 3 shows the deﬁnition of such member-
ship functions.
A triangular or trapezoidal membership function is characterized by a name (linguistic
label) and three points deﬁning the triangle (or four points deﬁning the trapezoid). In the
example of Fig. 3 there are three constants related to the membership functions of the in-
put variables x and y (low, middle and high) and three singleton membership functions of
output variable z (weak, half and strong). Fig. 4 shows these function sets.2.3. Data types and fuzzy operators
Data types and fuzzy operators are deﬁned independently of the system description.
They are inserted in a VHDL package as a type and function library.
Fig. 3. VHDL membership function deﬁnitions.
Fig. 4. Membership function representation.
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tions. Most of the functions overload VHDL operators. A compact speciﬁcation of the
rulebase using overloaded operators can be obtained, as shown in Fig. 1.
Another characteristic of the function library is the deﬁnition of linguistic hedges
(greater, greater or equal, less, less or equal). Greater linguistic expressiveness and com-Fig. 5. VHDL package containing data type deﬁnitions and functions.
Fig. 6. VHDL package body containing function descriptions.
A. Barriga et al. / Internat. J. Approx. Reason. 41 (2006) 164–178 169pact rulebases may be obtained by using these operators, as well as a better optimization
of the resulting circuit. This will be discussed in Section 5. Fig. 6 shows the VHDL package
body with the description of ‘‘=’’ and ‘‘>’’ functions.
3. A speciﬁc architecture for a fuzzy processor
This section will show the realization strategy of fuzzy systems based on a speciﬁc archi-
tecture of the fuzzy processor. This sort of device allows the implementation of high com-
plexity systems. The target architecture is in fact a set of architectures with the following
global characteristics: some restrictions in the form of membership functions, the use of
simpliﬁed defuzziﬁcation methods, and the use of an active-rule driven inference mecha-
nism [13].
The block diagram of this architecture is depicted in Fig. 7, showing the three typical
components of a fuzzy inference system. Membership function circuits (MFCs) at the fuzz-
iﬁer stage calculate the degrees of membership for the inputs to the fuzzy sets which rep-
resent the antecedents of the rules. Each MFC provides as many pairs of ‘‘label-activation
degree’’ as overlapping degrees have been ﬁxed for the system. The maximum number of
active rules is limited by the overlapping degree. The inference stage is composed of an
Fig. 7. Block diagram for active rule driven architecture of fuzzy processor.
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pose), a multi-input MIN or product circuit which evaluates the rule activation degree
(ai) by combining the antecedent activation degrees provided by the MFCs, and a rule
memory that stores the parameters which deﬁne the rule consequents (ci). Finally, the
defuzziﬁcation stage computes the system output. The circuit in Fig. 7 uses the Fuzzy
Mean method according to the following equation:
y ¼
P
araiciP
ra
i
ð2Þ
For a system with I input variables of N bit precision and overlapping degree 2, using the
pipeline stages as in Fig. 7, the inference speed is bounded by the greater of the following:
the number of clock cycles needed to compute the antecedents, the number of active rules
(2I); and the number of clock cycles needed for division. Precision of 8–10 bits and fre-
quencies of 30–50 MHz achieve inference speed of several MFLIPs (million of fuzzy logic
inferences per second).
There are diﬀerent options when designing each of the building blocks, with regard to
the physical implementation of fuzzy controllers based on the architecture described here.Fig. 8. MFC implementation using vectorial (a) and arithmetic (b) approaches.
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vectorial approach, the system inputs address the antecedent memories which store the
membership degree. The size of each memory is 2N words of (2 * D + log2F) bits, where
D is the number of bits used to store the antecedent activation levels and F is the number
of antecedents used in the rules (Fig. 8(a)). Memory-based MFCs allow a deﬁnition of
unrestricted membership shapes, but arithmetic approaches provide, in general, better re-
sults in terms of silicon area.
The block diagram of the arithmetic MFC is depicted in Fig. 8(b). The circuit produces a
set of triangular membership functions using the breakpoints and slopes. Breakpoints and
slopes deﬁning membership functions are stored in register banks. The memory size is log2F
words of I * (N + P) bits, where N and P are the number of bits of breakpoints and slopes,
respectively. An advantage of this circuit is the fact that the membership functions are nor-
malized in the sense that its summation is 1. This characteristic allows the division in the
defuzziﬁcation stage to be suppressed when using the product as the antecedent connective.
Both antecedent memories and the rule memory at the inference stage can be imple-
mented by a RAM, in order to improve the controller programmability, or by means of
a ROM or a combinational circuit to reduce the area consumption.
The choice among these design options depends on the application domain of the fuzzy
system. RAM implementations of MFCs and the rulebase may be a good alternative for a
general-purpose programmable fuzzy system. Conversely, the use of ROM or combina-
tional blocks to store the knowledge base is better suited when the system speciﬁcations
are well-established, or when the programmability is directly achieved by the implementa-
tion technique (as in the case of FPGAs). When FPGA programming technology is based
on RAM, as with Xilinx devices, the functionality can be changed by writing a new
conﬁguration on the FPGA. This characteristic of intrinsic programmability makes it
possible, among other things, to update the knowledge base of the fuzzy system indepen-
dently of the use of ROM or combinational blocks to store the values of the antecedents
and consequents. The availability of automatic design tools makes it possible to obtain the
FPGA conﬁguration ﬁle straightforwardly and quickly from the high level speciﬁcations
of the system.
When the change in the knowledge base must be concurrent with the operation of the
system itself (for example, for adaptive systems) it is necessary to use RAM memory.
Combinational basic blocks of certain FPGAs are formed by small memories which act
like look-up tables able to implement any function of a speciﬁc number of inputs. These
memories can be combined to form RAM-distributed blocks. Additionally, some families
of FPGAs such as the Spartan2E of Xilinx make available speciﬁc memory blocks which
admit diﬀerent conﬁgurations. The design tools provided by the manufacturer make it
possible to infer the use of memory from generic VHDL descriptions and to select the type
of memory to use in the implementation stage.
4. Fuzzy system design using Xfuzzy
Xfuzzy is a development environment that eases the speciﬁcation, veriﬁcation and syn-
thesis of fuzzy inference systems. The tools integrated into the environment are based on
the XFL3 speciﬁcation language [12]. A set of common functions, called the XFL library,
performs the parsing and semantic analysis of XFL speciﬁcations and stores them using an
abstract syntax tree. This format is used inside the environment when handling system
Fig. 9. Fuzzy system design ﬂow.
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in Fig. 9. The starting point of the synthesis process is a behavioral description of the sys-
tem using the speciﬁcation language XFL. The veriﬁcation process is carried out with the
help of the simulation and learning tools provided by the environment.
Once the system speciﬁcation is validated, the next step is the synthesis stage. The syn-
thesis tool, called xfvhdl, translates the XFL speciﬁcation into a VHDL description
according to the realization strategy (behavioral or structural). In the case of behavioral
strategy, xfvhdl gives a system description according to the description style shown in Sec-
tion 2. It includes a package containing the type and function deﬁnitions shown in Fig. 5.
In the case of speciﬁc architecture, xfvhdl employs a cell library containing the parameter-
ized VHDL description for the basic building blocks. There are two kinds of blocks: data
path building blocks (implementing the inference algorithm) and control blocks (control-
ling the memory write/read operations and the signals which control the operation sched-
uling). The code used in the description of the cell library is compatible with the restricted
VHDL implementations of most synthesis tools.
The validation of the VHDL description is performed by simulation (simulator Model-
Sim of Mentor Graphics). The logic synthesis stage (XST of Xilinx or FPGA Compiler 2
and FPGA Express of Synopsys) then creates the circuit description of the fuzzy system.
In order to accelerate the development of those two design stages, xfvhdl provides two
additional outputs: a testbench ﬁle to ease the simulation of the fuzzy system and a com-
mand script ﬁle to drive the synthesis and Xilinx FPGA implementation.
The following architectural options are deﬁned by the user when xfvhdl is run: architec-
tural options (memory-based MFCs or arithmetic MFCs), knowledge base (predeﬁned
Fig. 10. MFC description for ROM or combinational logic implementation.
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uted or block-type RAM, distributed ROM or combinational logic).
The storage strategy for the knowledge base conditions the VHDL description style of
the system modules. Fig. 10 shows the VHDL code of a memory-based MFC for ROM or
combinational logic implementation. The choice between the two alternatives (ROM or
combinational logic) depends on the synthesis tool. Synopsys tools (FPGA Compiler 2
and FPGA Express) will implement the MFC using combinational logic. Nevertheless,
the Xilinx synthesis tool (XST) can detect the ROM structure and the implementation tool
can conﬁgure properly the XC4000 and Spartan2E basic building blocks (CLBs and Slices,
respectively). The code of Fig. 11 describes a RAM memory-based MFC. Synopsys tools
cannot identify a memory from that VHDL code but the Xilinx tool can make two kinds
of implementations: using distributed memory, or using block memory (Spartan2, Spar-
tan3 and Virtex families).
The selection of the synthesis tool and the implementation options are performed as
xfvhdl command parameters. Option-C allows the choice between Xilinx-XST (x), Synop-
sys-FPGA Express (e) or Synopsys-FPGA Compiler 2 (f). Parameter-M allows a selection
between the RAM memory implementation using distributed RAM (d), block RAM (b),
ROM (o) or combinational block (l). The xfvhdl command admits additional parameters
to determine the FPGA device, the synthesis eﬀort level, and the synthesis optimization
objective (area or speed).
5. Design space analysis
In order to analyze the application domains for the diﬀerent implementation tech-
niques, this section will address the realization of two-input and one-output fuzzy systems
able to approximate the following function:
Fig. 11. MFC description for RAM implementation.
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Two sets of realizations have been analyzed. A ﬁrst set is related to the implementation of
the behavioral VHDL model proposed in Section 2. The second one considers the use of
the speciﬁc fuzzy architecture described in Section 3. Diﬀerent rulebases with 3, 5, 7, and 9
membership functions (MF) for the input variables and 3, 5, and 7 membership functions
for the output have been considered. All the systems have been implemented for precisions
ranging from 5 to 10 bits for input variables, membership degree and slopes.
5.1. Implementation results from behavioral VHDL
Surfaces in Fig. 12 show the functions approximated by the diﬀerent rulebases. These
results allow us to compare realizations of systems with diﬀerent complexity and precision.
Initial rulebases were adjusted with the tuning facilities provided by Xfuzzy, thus obtain-
ing plain rulebases with 9, 25, 49, and 81 rules, respectively. Then, the number of output
membership was reduced by means of the clustering techniques oﬀered by the simpliﬁca-
Fig. 12. Function surface (Eq. (3)) using 3, 5, 7 and 9 membership functions for antecedents.
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guistic hedges available in the XFL3 language. All the systems have been implemented on
Xilinx FPGAs (4000 and Spartan2E family devices).
Fig. 13 shows some implementation results on Spartan2E devices. Comparing the ob-
tained values shows a reduction in terms of hardware resources and maximum delay when
the rule number is compacted using the connective or and linguistic hedges. The reason is
that in this case the aggregation rule stage is simpler because the aggregation is imple-
mented summing the outputs in parallel by means of a combinational circuit.
As a conclusion, simpliﬁed systems provide better implementation results in terms of
area and speed. Such systems have a more compact rulebase which allows for the optimi-
zation of the output stage of the circuit (rule aggregation and defuzziﬁer). One can thus
conclude that one of the main design criteria for fuzzy system implementation is the reduc-
tion of the rulebase.Fig. 13. FPGA occupation and maximum delay for rulebases with diﬀerent number of inputs_MFs_rules.
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Regarding the speciﬁc architecture approach, diﬀerent implementation of a 5_7_5 rule-
base were realized in order to evaluate the incidence of the available architectural options.
Fig. 14 shows the evolution of the cost (in terms of Slices) for diﬀerent memory implemen-
tation techniques when the number of bits is increased using an xc2s200e FPGA device.
Fig. 14(a) corresponds to memory-based MFCs (FLCM). It can be observed that the
growth of the system is exponential, except in the case of using block-type RAM, which
disables the accomplishment of systems with precisions superior to 9 bits. However, as
shown in Fig. 14(b), the reduction in the size of the antecedent memory of arithmetic
MFCs (FLCA) results in a linear increase in the amount of resources, which makes it pos-
sible to implement systems with greater precision. In all cases, with the use of block-type
RAM (RAMB) one is able to reduce the number of Slices required, whereas the use of dis-
tributed RAM (RAMD) requires more resources than the use of ROM or combinational
logic, since it requires the data buses and control signals which make it possible to modify
the memories values.
Fig. 15 illustrates with greater detail the resources necessary to implement the MFCs
with both types of memory available in the Spartan2E FPGAs. Fig. 15(a) shows the num-
ber of Slices used as distributed memory blocks. Again it can be observed that the growth
is exponential for memory-based MFCs and linear for arithmetic MFCs. Fig. 15(b) shows
the percentage of block memory resources used by the two options of MFCs. The steep
growth which appears in the graph is because these memories only admit certain
conﬁgurations.Fig. 14. Number of Slices using memory-based MFCs (a) and arithmetic-based MFCs (b).
Fig. 15. Use of memory in the diﬀerent MFC implementation options.
Fig. 16. Comparison of the results obtained by the behavioral and structural approaches.
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Comparing the results obtained following the two implementation techniques described
in this paper, a cost/precision trade-oﬀ can be established by considering diﬀerent rule-
bases and architectural options. As an example, Fig. 16 illustrates that, for the particular
case used in the text, the use of a speciﬁc architecture is advantageous when the required
precision is greater than 8 bits.
6. Conclusions
High level description of fuzzy systems allows the designer to focus on the structure of
the system and the behavioral speciﬁcations and not on the implementation features of the
processing functions. The use of a hardware description language with a predeﬁned func-
tion library has the advantage of a direct approach to the circuit through a synthesis tool.
The availability of speciﬁc CAD tools for FPGA implementations makes it possible to run
the design cycle automatically in order to obtain the circuit in a short time.
This paper has shown the modelling of fuzzy systems using VHDL and has analyzed
various architectures. This study is the base for developing tools in order to automate
the design and to select the best choice for a speciﬁc problem.
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